Now a day’s data storage is gaining more

Now a day’s data storage is gaining
more importance in human life. All electronic and digital devices need memory
for reducing the power consumption. The concept of “more data in less space” is
useful for increasing the system performance and overall system efficiency.
Generally we used semiconductor memory as “SRAM”. SRAM can be abbreviated
“Static Random Access Memory”. Many VLSI chip can have SRAM memory because of
their large storage capacity and fast accessing time. Where the word static
indicates that it does not need to be frequently refreshed but the DRAM need
periodically refreshed. DRAM can be abbreviated as “Dynamic Random Access
Memory” which is another type of memory. Both the memories can be classified
from “Random Access Memory: (RAM).  In
this paper the power analysis of 6 transistor SRAM is compared with 7
transistor   SRAM. As a result the power dissipation
of 7 transistors is high when compared with 6 transistors. The power
dissipation of 6T SRAM is about 2.991mW and the power dissipation of 7T SRAM is
about 3.183Mw. SRAM are mostly used for mobile applications, because of their
ease of use and low leakage of power. In this paper the schematic of 6T SRAM
and 7T SRAM are drawn using DSCH software and the layouts are drawn using
MICROWIND software.

1. INTRODUCTION

We Will Write a Custom Essay Specifically
For You For Only $13.90/page!


order now

      In
recent days, Static Random Access Memory has become the major part in digital
world. Because which occupies the largest portion of SOC (system-on-chip). The
device need SRAM memory mainly for device dissipate small amount of power. But
the dynamic power dissipation causes issues  in digital circuits because the dynamic power
depends on supply voltage, switching frequency and output voltage swing.
Dynamic power dissipation can be minimized by reducing the supply voltage. At
the same time low supply voltage leads to performance degradation and also
decreases the threshold voltage which in turn increases the sub threshold
current hence the static power dissipation increases. This paper discuss about
the power dissipation of 6 transistors and 7 transistors SRAM. It also includes
the functional view of 6T and 7T SRAM cells.

  2. 6T STATIC RANDOM ACCESS MEMORY

     A conventional 6T SRAM consists 6 transistors
which form two cross coupled inverters. This bit cell can be read and write
single bit data. When a bit is stored in memory the 6T SRAM behave like a
latch. The cross coupled inverter pattern which causes large area consumption
which is a drawback of 6T SRAM when compared to resistive load. Conventional
SRAM with 6 transistors is shown in figure 1 and 6T SRAM have three states they
are read, write and hold states.

Comments are closed.